

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Priority Application Serial No. .... 09/765,510  
Priority Filing Date ..... January 19, 2001  
 Inventor ..... Kunal R. Parekh et al.  
 Assignee ..... Micron Technology, Inc.  
Priority Group Art Unit .....2813  
Priority Examiner ..... Y. Huynh  
 Attorney's Docket No. .... MI22-1816  
 Title: Capacitors, DRAM Arrays, Monolithic Integrated Circuits, And Methods  
       of Forming Capacitors, DRAM Arrays, And Monolithic Integrated  
       Circuits

**PRELIMINARY AMENDMENT**

To:           Assistant Commissioner for Patents  
               Washington, D.C. 20231

From:       Frederick M. Fliegel, Ph.D.  
               (Tel. 509-624-4276; Fax 509-838-3424)  
               Wells, St. John, Roberts, Gregory & Matkin P.S.  
               601 W. First Avenue, Suite 1300  
               Spokane, WA 99201-3817

Sir:

This is a preliminary amendment accompanying a Request for  
 Continuation Application for the above-entitled patent application. Prior to  
 examining the application, please enter the following amendments.

**AMENDMENTS**

### **In the Specification**

At page 1, after the title insert:

#### **CROSS REFERENCE TO RELATED APPLICATION**

This patent application is a Continuation Application of U.S. Patent Application Serial No. 09/765,510, filed on January 19, 2001, entitled "Capacitors, DRAM Arrays, Monolithic Integrated Circuits, And Methods of Forming Capacitors, DRAM Arrays, And Monolithic Integrated Circuits", naming Kunal R. Parekh, John K. Zahurak and Phillip G. Wald as inventors, which is a Continuation Application of U.S. Patent Application Serial No. 08/887,742, filed on July 3, 1997, now U.S. Patent No. 6,207,523.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
841  
842  
843  
844  
845  
846  
847  
848  
849  
850  
851  
852  
853  
854  
855  
856  
857  
858  
859  
860  
861  
862  
863  
864  
865  
866  
867  
868  
869  
870  
871  
872  
873  
874  
875  
876  
877  
878  
879  
880  
881  
882  
883  
884  
885  
886  
887  
888  
889  
890  
891  
892  
893  
894  
895  
896  
897  
898  
899  
900  
901  
902  
903  
904  
905  
906  
907  
908  
909  
910  
911  
912  
913  
914  
915  
916  
917  
918  
919  
920  
921  
922  
923  
924  
925  
926  
927  
928  
929  
930  
931  
932  
933  
934  
935  
936  
937  
938  
939  
940  
941  
942  
943  
944  
945  
946  
947  
948  
949  
950  
951  
952  
953  
954  
955  
956  
957  
958  
959  
960  
961  
962  
963  
964  
965  
966  
967  
968  
969  
970  
971  
972  
973  
974  
975  
976  
977  
978  
979  
980  
981  
982  
983  
984  
985  
986  
987  
988  
989  
990  
991  
992  
993  
994  
995  
996  
997  
998  
999  
1000

## **In the Claims**

1. (Amended) A method of forming a capacitor comprising the following steps:

forming a capacitor plate, forming a capacitor plate comprising:

forming a solid mass of silicon material within an opening formed over a doped region of a silicon substrate, the mass comprising two forms of silicon, the mass including undoped silicon in physical contact with the doped region; and

substantially selectively forming rugged polysilicon from one of the forms of silicon and not from another of the forms of silicon; and forming a cell plate proximate the rugged polysilicon.

2. The method of claim 1 wherein the two forms of silicon comprise doped silicon and undoped silicon.

3. The method of claim 2 wherein the doped silicon comprises a dopant concentration of at least  $5 \times 10^{18}$  atoms/cm<sup>3</sup> and wherein the undoped silicon comprises a dopant concentration of less than  $5 \times 10^{18}$  atoms/cm<sup>3</sup>.

4. The method of claim 2 wherein the doped silicon comprises a dopant concentration of at least  $1 \times 10^{19}$  atoms/cm<sup>3</sup> and wherein the undoped silicon comprises a dopant concentration of less than or equal to  $1 \times 10^{18}$  atoms/cm<sup>3</sup>.

5. (Amended) A method of forming a capacitor comprising the following steps:

forming a solid mass of silicon material over a doped region of a silicon substrate, the mass comprising exposed doped silicon and exposed undoped silicon, and including undoped silicon in contact with the doped region;

substantially selectively forming rugged polysilicon from the exposed undoped silicon and not from the exposed doped silicon; and

forming a cell plate proximate the rugged polysilicon.

6. The method of claim 5 wherein the step of forming a mass of silicon material comprises forming a layer of doped silicon between two layers of undoped silicon.

7. (Amended) The method of claim 5, further comprising conductively doping the undoped silicon after forming the rugged polysilicon.

8. (Amended) The method of claim 5, further comprising, after forming the rugged polysilicon, out-diffusing impurity from the doped silicon into the undoped silicon to conductively dope the undoped silicon.

9. The method of claim 5 wherein the step of forming the mass comprises forming the exposed undoped silicon to be substantially amorphous.

10. The method of claim 5 wherein the step of forming the mass comprises forming the exposed doped silicon to be substantially polycrystalline.

11. (Amended) A method of forming a capacitor comprising the following steps:

forming an insulative layer over a doped region of a semiconductor substrate;

forming an opening through the insulative layer to the doped region

forming two forms of silicon within the opening, the two forms of silicon including undoped silicon in contact with the doped region

exposing the two forms of silicon to common subsequent processing conditions which substantially selectively form rugged polysilicon from one of the exposed two forms of silicon and not from another of the exposed two forms of silicon; and

forming a cell plate proximate the storage node.

12. The method of claim 11 wherein the two forms of silicon comprise doped silicon and undoped silicon.

13. (Amended) A method of forming a capacitor comprising the following steps:

forming an insulative layer over a doped region on a semiconductor substrate;

forming an opening through the insulative layer to the doped region;

forming silicon material within the opening, the silicon material comprising doped silicon and undoped silicon and defining a capacitor storage node, a portion of the undoped silicon being in physical contact with the doped region;

removing a portion of the insulative layer to expose a sidewall surface of the storage node, the exposed sidewall surface comprising undoped silicon;

forming HSG from the undoped silicon of the exposed sidewall surface;  
and

forming a cell plate proximate the storage node.

14. The method of claim 13 wherein the doped silicon comprises polysilicon and the undoped silicon comprises substantially amorphous silicon.

15. The method of claim 13 wherein the step of forming the silicon material comprises forming a layer of doped silicon between two layers of undoped silicon.

16. The method of claim 13 wherein the step of forming the silicon material comprises forming a layer of doped polysilicon between two layers of undoped substantially amorphous silicon.

17. (Amended) A method of forming a capacitor comprising the following steps:

forming an insulative layer over a doped region on a semiconductor substrate;

forming an opening through the insulative layer to the doped region;

forming an undoped silicon layer within the opening to narrow the opening, a portion of the undoped silicon contacting the doped region;

forming a doped silicon layer within the narrowed opening, the undoped silicon layer and doped silicon layer together defining a capacitor storage node; and

forming a cell plate proximate the storage node.

18. The method of claim 17 wherein the undoped silicon layer comprises substantially amorphous silicon.

19. The method of claim 17 wherein the doped silicon layer comprises polysilicon.

20. The method of claim 17 further comprising:  
removing a portion of the insulative layer to expose a sidewall surface of the storage node comprising the undoped silicon layer; and  
forming rugged polysilicon from the exposed sidewall surface.

21. The method of claim 17 further comprising:  
exposing a surface of the capacitor storage node comprising undoped silicon;  
exposing a surface of the capacitor storage node comprising doped silicon; and  
substantially selectively forming HSG polysilicon from the exposed capacitor storage node surface comprising undoped silicon and not from the exposed capacitor storage node surface comprising doped silicon.

22. The method of claim 21 wherein the formation of the rugged polysilicon comprises:  
*in situ* HF cleaning of the exposed sidewall surface;  
seeding the exposed sidewall surface with polysilicon; and  
annealing the seeded sidewall surface at about 560° C for about 20 minutes.



23. The method of claim 21 wherein the formation of the rugged polysilicon comprises:

*in situ* HF cleaning of the exposed sidewall surface;

seeding the exposed sidewall surface with polysilicon;

annealing the seeded sidewall surface at about 560° C for about 20 minutes; and

a polysilicon etch after the annealing to remove any monolayers of silicon.

2025-03-10 10:00:00

24. (Amended) A method of forming a capacitor comprising the following steps:

forming an insulative layer over a doped region on a semiconductor substrate;

forming an opening through the insulative layer to the doped region;

forming a first undoped silicon layer within the opening to narrow the opening, a portion of the undoped silicon layer contacting the doped region;

forming a doped silicon layer within the narrowed opening to further narrow the opening;

forming a second undoped silicon layer within the further narrowed opening; the first undoped silicon layer, second undoped silicon layer and doped silicon layer together defining a capacitor storage node;

removing a portion of the insulative layer to expose a sidewall surface of the storage node comprising the first undoped silicon layer;

forming rugged polysilicon on the exposed sidewall surface; and

forming a cell plate proximate the storage node.

25. The method of claim 24 further comprising:  
exposing a surface of the capacitor storage node comprising the second undoped silicon layer;  
exposing a surface of the capacitor storage node comprising the doped silicon layer; and  
substantially selectively forming HSG polysilicon from the exposed capacitor storage node surface comprising undoped silicon and not from the exposed capacitor storage node surface comprising doped silicon.

Cancel claims 26-43.

### **New Claims**

44. The method of claim 1, wherein forming a cell plate comprises forming a capacitor dielectric layer and a complementary capacitor plate proximate the rugged polysilicon.

45. The method of claim 5, wherein forming a cell plate comprises forming a capacitor dielectric layer and a complementary capacitor plate proximate the rugged polysilicon and doped silicon.

46. The method of claim 11, wherein forming a cell plate comprises:

forming a dielectric layer proximate the storage node; and  
forming a cell plate layer proximate the dielectric layer.

47. The method of claim 13, wherein forming a cell plate comprises:

forming a capacitor dielectric layer proximate the storage node; and  
forming a complementary capacitor plate proximate the capacitor dielectric layer.

48. The method of claim 17, wherein forming a cell plate comprises:  
forming a capacitor dielectric layer proximate the storage node; and  
forming a complementary capacitor plate proximate the capacitor dielectric layer.

49. The method of claim 24, wherein forming a cell plate comprises:  
forming a dielectric layer proximate the storage node; and  
forming a cell plate layer proximate the dielectric layer.

50. A method of forming a capacitor comprising:

- forming an insulative layer over a doped region formed on a semiconductor substrate;
- forming an opening through the insulative layer to the doped region;
- filling the opening with silicon material, the silicon material comprising doped silicon and undoped silicon and defining a capacitor storage node;
- removing a portion of the insulative layer to expose a sidewall surface of the storage node, the exposed sidewall surface comprising undoped silicon;
- forming HSG from the undoped silicon of the exposed sidewall surface;
- and
- forming a cell plate proximate the storage node.

51. The method of claim 50, wherein forming a cell plate comprises:

- forming a capacitor dielectric layer proximate the storage node; and
- forming a complementary capacitor plate proximate the capacitor dielectric layer.

52. The method of claim 50 wherein the doped silicon comprises polysilicon and the undoped silicon comprises substantially amorphous silicon.

53. The method of claim 50 wherein forming the silicon material comprises forming a layer of doped silicon inside a layer of undoped silicon.

54. The method of claim 50 wherein filling the opening with silicon material comprises forming a layer of doped polysilicon within a layer of undoped substantially amorphous silicon.

55. A method of forming a capacitor comprising:  
forming an insulative layer over a doped region formed on a semiconductor substrate;  
forming an opening through the insulative layer to the doped region;  
forming an undoped silicon layer within the opening to narrow the opening;  
filling the narrowed opening with a doped silicon layer, the undoped silicon layer and doped silicon layer together defining a capacitor storage node; and  
forming a cell plate proximate the storage node.

56. The method of claim 55, wherein forming a cell plate comprises forming a capacitor dielectric layer proximate the storage node; and forming a complementary capacitor plate proximate the capacitor dielectric layer.

57. The method of claim 55 further comprising:  
exposing a surface of the capacitor storage node comprising undoped silicon;  
exposing a surface of the capacitor storage node comprising doped silicon; and  
substantially selectively forming HSG polysilicon from the exposed capacitor storage node surface comprising undoped silicon and not from the exposed capacitor storage node surface comprising doped silicon.

58. The method of claim 57 wherein forming HSG polysilicon comprises:

*in situ* HF cleaning of exposed doped and undoped silicon surfaces;  
seeding the exposed undoped silicon surface with polysilicon; and  
annealing the seeded surface at about 560 ° C for about 20 minutes.

59. The method of claim 57 wherein forming HSG polysilicon comprises:

*in situ* HF cleaning of the exposed doped and undoped silicon surfaces;  
seeding the exposed undoped silicon surface with polysilicon;  
annealing the seeded surface at about 560° C for about 20 minutes; and  
a polysilicon etch after the annealing to remove any monolayers of silicon.

## REMARKS

Claims 1, 5, 7, 8, 11, 13, 17 and 24 have been amended, claims 26-43 have been canceled and new claims 44-59 have been added. Claims 1-25 and 44-59 are now pending in the application.

The amendments to the claims, and new claims 44-59, are supported at least by page 6, line 8 through page 18, line 19 of the application as originally filed. No new matter is added by the amendments to the claims or by new claims 44-59. New claims 44-59 distinguish over the art of record and are allowable.

Attached hereto is a marked-up version of the changes made to the specification and claims by the current amendment. The attached page(s) are captioned "**Version with markings to show changes made.**"

This application is believed to be in condition for allowance and action to that end is requested. The Examiner is requested to telephone the undersigned in the event that the next office action is one other than a Notice of Allowance. The undersigned is available during normal business hours (Pacific Time Zone).

Respectfully submitted,

Dated: Sept. 18, 2001

By: 

Frederick M. Fliegel, Ph.D.  
Reg. No. 36,138



**Version with markings to show changes made**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Priority Application Serial No. .... 09/765,510  
Priority Filing Date ..... January 19, 2001  
Inventor ..... Kunal R. Parekh et al.  
Assignee ..... Micron Technology, Inc.  
Priority Group Art Unit ..... 2813  
Priority Examiner ..... Y. Huynh  
Attorney's Docket No. .... MI22-1816  
Title: Capacitors, DRAM Arrays, Monolithic Integrated Circuits, And Methods  
of Forming Capacitors, DRAM Arrays, And Monolithic Integrated  
Circuits

**37 CFR §1.121(b)(1)(iii) AND 37 CFR §1.121(c)(1)(ii)**  
**FILING REQUIREMENTS TO ACCOMPANY PRELIMINARY AMENDMENT**

Deletions are bracketed, additions are underlined.

**In the Specification**

The following paragraph was inserted at page 1, after the title:

**CROSS REFERENCE TO RELATED APPLICATION**

This patent application is a Continuation Application of U.S. Patent  
Application Serial No. 09/765,510, filed on January 19, 2001, entitled  
"Capacitors, DRAM Arrays, Monolithic Integrated Circuits, And Methods of  
Forming Capacitors, DRAM Arrays, And Monolithic Integrated Circuits",  
naming Kunal R. Parekh, John K. Zahurak and Phillip G. Wald as inventors,  
which is a Continuation Application of U.S. Patent Application Serial No.  
08/887,742, filed on July 3, 1997, now U.S. Patent No. 6,207,523.

## **In the Claims**

1. (Amended) A method of forming a capacitor comprising the following steps:

forming a capacitor plate, forming a capacitor plate comprising:

forming a solid mass of silicon material within an opening formed over a [node location] doped region of a silicon substrate, the mass comprising two forms of silicon, the mass including undoped silicon in physical contact with the doped region; and

substantially selectively forming rugged polysilicon from one of the forms of silicon and not from [the other] another of the forms of silicon; and

forming a cell plate proximate the rugged polysilicon.

[forming a capacitor dielectric layer and a complementary capacitor plate proximate the rugged polysilicon.]

5. (Amended) A method of forming a capacitor comprising the following steps:

forming a solid mass of silicon material over a [node location] doped region of a silicon substrate, the mass comprising exposed doped silicon and exposed undoped silicon, and including undoped silicon in contact with the doped region;

substantially selectively forming rugged polysilicon from the exposed undoped silicon and not from the exposed doped silicon; and

forming a cell plate proximate the rugged polysilicon.

[forming a capacitor dielectric layer and a complementary capacitor plate proximate the rugged polysilicon and doped silicon.]

7. (Amended) The method of claim 5<sub>1</sub> further comprising conductively doping the undoped silicon after forming the rugged polysilicon.

8. (Amended) The method of claim 5<sub>1</sub> further comprising, after forming the rugged polysilicon, out-diffusing impurity from the doped silicon into the undoped silicon to conductively dope the undoped silicon.

11. (Amended) A method of forming a capacitor comprising the following steps:

forming an insulative layer over a [node location] doped region of a semiconductor substrate;

forming an opening through the insulative layer to the [node location] doped region

forming two forms of silicon within the opening, [the two forms of silicon together forming a capacitor storage node] the two forms of silicon including undoped silicon in contact with the doped region

exposing the two forms of silicon to common subsequent processing conditions which substantially selectively [forming] form rugged polysilicon from one of the exposed two forms of silicon and not from [the other] another of the exposed two forms of silicon; and

forming a cell plate proximate the storage node.

[forming a dielectric layer proximate the storage node; and

forming a cell plate layer proximate the dielectric layer.]

13. (Amended) A method of forming a capacitor comprising the following steps:

forming an insulative layer over a [node location] doped region on a semiconductor substrate;

forming an opening through the insulative layer to the [node location] doped region;

forming silicon material within the opening, the silicon material comprising doped silicon and undoped silicon and defining a capacitor storage node, a portion of the undoped silicon being in physical contact with the doped region;

removing a portion of the insulative layer to expose a sidewall surface of the storage node, the exposed sidewall surface comprising undoped silicon;

forming HSG from the undoped silicon of the exposed sidewall surface;  
and

forming a cell plate proximate the storage node.

[forming a capacitor dielectric layer proximate the storage node; and

forming a complementary capacitor plate proximate the capacitor dielectric layer.]

17. (Amended) A method of forming a capacitor comprising the following steps:

forming an insulative layer over a [node location] doped region on a semiconductor substrate;

forming an opening through the insulative layer to the [node location] doped region;

forming an undoped silicon layer within the opening to narrow the opening, a portion of the undoped silicon contacting the doped region;

forming a doped silicon layer within the narrowed opening, the undoped silicon layer and doped silicon layer together defining a capacitor storage node; and

forming a cell plate proximate the storage node.

[forming a capacitor dielectric layer proximate the storage node; and

forming a complementary capacitor plate proximate the capacitor dielectric layer.]

24. (Amended) A method of forming a capacitor comprising the following steps:

forming an insulative layer over a [node location] doped region on a semiconductor substrate;

forming an opening through the insulative layer to the [node location] doped region;

forming a first undoped silicon layer within the opening to narrow the opening, a portion of the undoped silicon layer contacting the doped region;

forming a doped silicon layer within the narrowed opening to further narrow the opening;

forming a second undoped silicon layer within the further narrowed opening; the first undoped silicon layer, second undoped silicon layer and doped silicon layer together defining a capacitor storage node;

removing a portion of the insulative layer to expose a sidewall surface of the storage node comprising the first undoped silicon layer;

forming rugged polysilicon on the exposed sidewall surface; and  
forming a cell plate proximate the storage node.

[forming a dielectric layer proximate the storage node; and  
forming a cell plate layer proximate the dielectric layer.]

Claims 26-43 have been canceled and claims 44-59 have been added.

**END OF DOCUMENT**